Show simple item record

dc.contributor.authorHarding, Rachael
dc.contributor.authorKhan, Omer
dc.contributor.authorDevadas, Srinivas
dc.contributor.authorFletcher, Christopher Wardlaw
dc.date.accessioned2015-11-23T14:58:18Z
dc.date.available2015-11-23T14:58:18Z
dc.date.issued2013-10
dc.identifier.isbn978-1-4799-0524-9
dc.identifier.urihttp://hdl.handle.net/1721.1/99987
dc.description.abstractThis paper presents a light-weight dynamic optimization framework for homogeneous multicores. Our system profiles applications at runtime to detect hot program paths, and offloads the optimization of these paths to a Partner core. Our work contributes two insights: (1) that the dynamic optimization process is highly insensitive to runtime factors in homogeneous multicores and (2) that the Partner core's view of application hot paths can be noisy, allowing the entire optimization process to be implemented with very little dedicated hardware in a multicore.en_US
dc.language.isoen_US
dc.publisherInstitute of Electrical and Electronics Engineers (IEEE)en_US
dc.relation.isversionofhttp://dx.doi.org/10.1109/VLSI-SoC.2013.6673306en_US
dc.rightsCreative Commons Attribution-Noncommercial-Share Alikeen_US
dc.rights.urihttp://creativecommons.org/licenses/by-nc-sa/4.0/en_US
dc.sourceMIT web domainen_US
dc.titleA framework to accelerate sequential programs on homogeneous multicoresen_US
dc.typeArticleen_US
dc.identifier.citationFletcher, Christopher W., Rachael Harding, Omer Khan, and Srinivas Devadas. “A Framework to Accelerate Sequential Programs on Homogeneous Multicores.” 2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC) (October 2013).en_US
dc.contributor.departmentMassachusetts Institute of Technology. Department of Electrical Engineering and Computer Scienceen_US
dc.contributor.mitauthorFletcher, Christopher Wardlawen_US
dc.contributor.mitauthorHarding, Rachaelen_US
dc.contributor.mitauthorDevadas, Srinivasen_US
dc.relation.journalProceedings of the 2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)en_US
dc.eprint.versionAuthor's final manuscripten_US
dc.type.urihttp://purl.org/eprint/type/ConferencePaperen_US
eprint.statushttp://purl.org/eprint/status/NonPeerRevieweden_US
dspace.orderedauthorsFletcher, Christopher W.; Harding, Rachael; Khan, Omer; Devadas, Srinivasen_US
dc.identifier.orcidhttps://orcid.org/0000-0001-8253-7714
dc.identifier.orcidhttps://orcid.org/0000-0001-5022-0966
dc.identifier.orcidhttps://orcid.org/0000-0003-1467-2150
mit.licenseOPEN_ACCESS_POLICYen_US
mit.metadata.statusComplete


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record