An embedded energy monitoring circuit for a 128kbit SRAM with body-biased sense-amplifiers
Author(s)
Sinangil, Yildiz; Chandrakasan, Anantha P.![Thumbnail](/bitstream/handle/1721.1/95786/ysinangil_ASSCC_2012_revised.pdf.jpg?sequence=4&isAllowed=y)
Downloadysinangil_ASSCC_2012_revised.pdf (1.007Mb)
OPEN_ACCESS_POLICY
Open Access Policy
Creative Commons Attribution-Noncommercial-Share Alike
Terms of use
Metadata
Show full item recordAbstract
Embedded energy monitoring of critical system components can be used to enable better power management by capturing run time system conditions such as temperature and application load. In this work, an energy sensing circuit that provides digitally represented absolute energy per operation of a 128kbit SRAM is presented. Designed in a 65nm low-power CMOS process, SRAMs can operate down to 370 mV. Energy sensing circuit consumes 16.7μW during sensing at 1.2V (only 0.28% of SRAM active power at the same voltage). For improved performance, SRAMs utilize body-biased PMOS input strong-arm type sense amplifiers that can achieve 45% tighter input offset distribution for only ~3.5% of total SRAM area overhead.
Date issued
2012-11Department
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer ScienceJournal
Proceedings of the 2012 IEEE Asian Solid State Circuits Conference (A-SSCC)
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Citation
Sinangil, Yildiz, and Anantha P. Chandrakasan. “An Embedded Energy Monitoring Circuit for a 128kbit SRAM with Body-Biased Sense-Amplifiers.” 2012 IEEE Asian Solid State Circuits Conference (A-SSCC) (November 2012).
Version: Author's final manuscript
ISBN
978-1-4673-2771-8