Show simple item record

dc.contributor.authorJagannathan, Basanth
dc.contributor.authorWang, Jing
dc.contributor.authorSweeney, Susan
dc.contributor.authorLi, Hongmei
dc.contributor.authorGogineni, Usha
dc.contributor.authordel Alamo, Jesus A.
dc.date.accessioned2010-10-14T19:29:36Z
dc.date.available2010-10-14T19:29:36Z
dc.date.issued2009-06
dc.identifier.isbn978-1-4244-3377-3
dc.identifier.issn1529-2517
dc.identifier.otherINSPEC Accession Number: 10748456
dc.identifier.urihttp://hdl.handle.net/1721.1/59339
dc.description.abstractThe substrate resistance of 45 nm CMOS devices shows a strong dependence on the distance between the device edge and the substrate ring; as well as on the number of sides that the device is surrounded by the contact ring. We find that the unilateral gain is impacted by the substrate resistance (R[subscript sx]) through the gate-body capacitance feedback path at low to medium frequencies (< 20 GHz). At mm wave frequencies, the unilateral gain is affected by the R[subscript sx] through the drain-body capacitance pole, and deviates from the ideal -20 dB/dec slope. The impact of substrate resistance on f[subscript T], maximum available gain, high frequency noise and power characteristics of the devices is minimal.en_US
dc.language.isoen_US
dc.publisherInstitute of Electrical and Electronics Engineersen_US
dc.relation.isversionofhttp://dx.doi.org/10.1109/RFIC.2009.5135513en_US
dc.rightsArticle is made available in accordance with the publisher's policy and may be subject to US copyright law. Please refer to the publisher's site for terms of use.en_US
dc.sourceIEEEen_US
dc.subjectRF CMOSen_US
dc.subjectNoiseen_US
dc.subjectSubstrate resistanceen_US
dc.subjectmaximum oscillation frequencyen_US
dc.subjectpower gainen_US
dc.subjectunilateral gainen_US
dc.titleEffect of Substrate Contact Shape and Placement on RF Characteristics of 45 nm Low Power CMOS Devicesen_US
dc.typeArticleen_US
dc.identifier.citationGogineni, U. et al. “Effect of substrate contact shape and placement on RF characteristics of 45 nm low power CMOS devices.” Radio Frequency Integrated Circuits Symposium, 2009. RFIC 2009. IEEE. 2009. 163-166. © 2009 IEEEen_US
dc.contributor.departmentMassachusetts Institute of Technology. Department of Electrical Engineering and Computer Scienceen_US
dc.contributor.approverdel Alamo, Jesus A.
dc.contributor.mitauthorGogineni, Usha
dc.contributor.mitauthordel Alamo, Jesus A.
dc.eprint.versionFinal published versionen_US
dc.type.urihttp://purl.org/eprint/type/JournalArticleen_US
eprint.statushttp://purl.org/eprint/status/PeerRevieweden_US
dspace.orderedauthorsGogineni, Usha; Li, Hongmei; Sweeney, Susan; Wang, Jing; Jagannathan, Basanth; del Alamo, Jesusen
mit.licensePUBLISHER_POLICYen_US
mit.metadata.statusComplete


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record