Show simple item record

dc.contributor.authorWade, Mark
dc.contributor.authorStojanovic, Vladimir
dc.contributor.authorAlloatti, Luca
dc.contributor.authorPopovic, Milos
dc.contributor.authorRam, Rajeev J.
dc.date.accessioned2016-01-27T16:09:24Z
dc.date.available2016-01-27T16:09:24Z
dc.date.issued2015-08
dc.date.submitted2015-04
dc.identifier.issn1751-8768
dc.identifier.issn1751-8776
dc.identifier.urihttp://hdl.handle.net/1721.1/100998
dc.description.abstractRecently, the authors have demonstrated large-scale integrated systems with several million transistors and hundreds of photonic elements. Yielding such large-scale integrated systems requires a design-for-manufacture rigour that is embodied in the 10 000 to 50 000 design rules that these designs must comply within advanced complementary metal-oxide semiconductor manufacturing. Here, the authors present a photonic design automation tool which allows automatic generation of layouts without design-rule violations. This tool is written in SKILL, the native language of the mainstream electric design automation software, Cadence®. This allows seamless integration of photonic and electronic design in a single environment. The tool leverages intuitive photonic layer definitions, allowing the designer to focus on the physical properties rather than on technology-dependent details. For the first time the authors present an algorithm for removal of design-rule violations from photonic layouts based on Manhattan discretisation, Boolean and sizing operations. This algorithm is not limited to the implementation in SKILL, and can in principle be implemented in any scripting language. Connectivity is achieved with software-defined waveguide ports and low-level procedures that enable auto-routing of waveguide connections.en_US
dc.language.isoen_US
dc.publisherInstitution of Electrical Engineers (IEE)en_US
dc.relation.isversionofhttp://dx.doi.org/10.1049/iet-opt.2015.0003en_US
dc.rightsCreative Commons Attribution-NonCommercial-NoDerivs Licenseen_US
dc.rights.urihttp://creativecommons.org/licenses/by-nc-nd/3.0/en_US
dc.sourceIETen_US
dc.titlePhotonics design tool for advanced CMOS nodesen_US
dc.typeArticleen_US
dc.identifier.citationWade, Mark, Vladimir Stojanovic, Rajeev Jagga Ram, Luca Alloatti, and Milos Popovic. “Photonics Design Tool for Advanced CMOS Nodes.” IET Optoelectronics 9, no. 4 (August 1, 2015): 163–67.en_US
dc.contributor.departmentMassachusetts Institute of Technology. Department of Electrical Engineering and Computer Scienceen_US
dc.contributor.departmentMassachusetts Institute of Technology. Research Laboratory of Electronicsen_US
dc.contributor.mitauthorAlloatti, Lucaen_US
dc.contributor.mitauthorWade, Marken_US
dc.contributor.mitauthorRam, Rajeev J.en_US
dc.relation.journalIET Optoelectronicsen_US
dc.eprint.versionFinal published versionen_US
dc.type.urihttp://purl.org/eprint/type/JournalArticleen_US
eprint.statushttp://purl.org/eprint/status/PeerRevieweden_US
dspace.orderedauthorsWade, Mark; Stojanovic, Vladimir; Ram, Rajeev Jagga; Alloatti, Luca; Popovic, Milosen_US
dc.identifier.orcidhttps://orcid.org/0000-0002-1245-4179
dc.identifier.orcidhttps://orcid.org/0000-0003-0420-2235
dc.identifier.orcidhttps://orcid.org/0000-0003-1916-5748
mit.licensePUBLISHER_CCen_US


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record