Programs for integrated circuit layout at the module assembly level are typically decomposed into two phases - placement and routing. In this thesis we investigate a third phase which is often implicitly assumed - layer assignment. This thesis studies how layer assignment methodologies interact with placement and routing.
