The Complexity of Graph Layour and Channel Routing for VLSI

Abstract

This thesis is motivated by the need for a clearer understanding of various issues in VLSI layout. Within a formal setting, we identify critical properties of circuits that determine the quality of their layouts.