Browsing MIT Open Access Articles by Subject "decision feedback equalizer"
Now showing items 1-1 of 1
-
A 10-Gb/s Compact Low-Power Serial I/O With DFE-IIR Equalization in 65-nm CMOS
(Institute of Electrical and Electronics Engineers, 2009-12)A compact and power-efficient serial I/O targeting dense silicon carrier interconnects is reported. Based on expected channel characteristics, the proposed I/O features low-impedance transmitter termination, high-impedance ...