MIT Libraries logoDSpace@MIT

MIT
View Item 
  • DSpace@MIT Home
  • MIT Open Access Articles
  • MIT Open Access Articles
  • View Item
  • DSpace@MIT Home
  • MIT Open Access Articles
  • MIT Open Access Articles
  • View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.

Designing Energy-Efficient Low-Diameter On-chip Networks with Equalized Interconnects

Author(s)
Joshi, Ajay J.; Kim, Byungsub; Stojanovic, Vladimir Marko
Thumbnail
DownloadJoshi-2009-Designing Energy-Efficient Low-Diameter On-chip Networks with Equalized Interconnects.pdf (267.7Kb)
PUBLISHER_POLICY

Publisher Policy

Article is made available in accordance with the publisher's policy and may be subject to US copyright law. Please refer to the publisher's site for terms of use.

Terms of use
Article is made available in accordance with the publisher's policy and may be subject to US copyright law. Please refer to the publisher's site for terms of use.
Metadata
Show full item record
Abstract
In a power and area constrained multicore system, the on-chip communication network needs to be carefully designed to maximize the system performance and programmer productivity while minimizing energy and area. In this paper, we explore the design of energy-efficient low-diameter networks (flattened butterfly and Clos) using equalized on-chip interconnects. These low-diameter networks are attractive as they can potentially provide uniformly high throughput and low latency across various traffic patterns, but require efficient global communication channels. In our case study, for a 64-tile system, the use of equalization for the wire channels in low-diameter networks provides 2x reduction in power with no loss in system performance compared to repeater-inserted wire channels. The use of virtual channels in routers further reduces the power of the network by 25-50% and wire area by 2x.
Date issued
2009-09
URI
http://hdl.handle.net/1721.1/59419
Department
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
Journal
17th IEEE Symposium on High Performance Interconnects, 2009. HOTI 2009.
Publisher
Institute of Electrical and Electronics Engineers
Citation
Joshi, A., B. Kim, and V. Stojanovic. “Designing Energy-Efficient Low-Diameter On-Chip Networks with Equalized Interconnects.” High Performance Interconnects, 2009. HOTI 2009. 17th IEEE Symposium on. 2009. 3-12. © Copyright 2010 IEEE
Version: Final published version
Other identifiers
INSPEC Accession Number: 10869173
ISBN
978-0-7695-3847-1
ISSN
1550-4794
Keywords
on-chip network, multicore system, low power, equalized interconnects

Collections
  • MIT Open Access Articles

Browse

All of DSpaceCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsThis CollectionBy Issue DateAuthorsTitlesSubjects

My Account

Login

Statistics

OA StatisticsStatistics by CountryStatistics by Department
MIT Libraries
PrivacyPermissionsAccessibilityContact us
MIT
Content created by the MIT Libraries, CC BY-NC unless otherwise noted. Notify us about copyright concerns.