Performance analysis of ultra-scaled InAs HEMTs
Author(s)
del Alamo, Jesus A.; Kim, Dae-Hyun; Kharche, Neerav; Luisier, Mathieu
DownloadKharche-2009-Performance analysis of ultra-scaled InAs HEMTs.pdf (936.3Kb)
PUBLISHER_POLICY
Publisher Policy
Article is made available in accordance with the publisher's policy and may be subject to US copyright law. Please refer to the publisher's site for terms of use.
Terms of use
Metadata
Show full item recordAbstract
The scaling behavior of ultra-scaled InAs HEMTs is investigated using a 2-dimensional real-space effective mass ballistic quantum transport simulator. The simulation methodology is first benchmarked against experimental Id-Vgs data obtained from devices with gate lengths ranging from 30 to 50 nm, where a good quantitative match is obtained. It is then applied to optimize the logic performance of not-yet-fabricated 20 nm InAs HEMT. It is demonstrated that the best performance is achieved in thin InAs channel devices by reducing the insulator thickness to improve the gate control while increasing the gate work function to suppress the gate leakage.
Date issued
2010-03Department
Massachusetts Institute of Technology. Microsystems Technology LaboratoriesJournal
2009 IEEE International Electron Devices Meeting (IEDM)
Publisher
Institute of Electrical and Electronics Engineers
Citation
Kharche, N. et al. “Performance analysis of ultra-scaled InAs HEMTs.” Electron Devices Meeting (IEDM), 2009 IEEE International. 2009. 1-4. © 2010 Institute of Electrical and Electronics Engineers.
Version: Final published version
Other identifiers
INSPEC Accession Number: 11207514
ISBN
978-1-4244-5640-6
978-1-4244-5639-0