| dc.contributor.author | del Alamo, Jesus A. | |
| dc.contributor.author | Kim, Dae-Hyun | |
| dc.contributor.author | Kharche, Neerav | |
| dc.contributor.author | Luisier, Mathieu | |
| dc.date.accessioned | 2010-10-21T19:39:42Z | |
| dc.date.available | 2010-10-21T19:39:42Z | |
| dc.date.issued | 2010-03 | |
| dc.date.submitted | 2009-12 | |
| dc.identifier.isbn | 978-1-4244-5640-6 | |
| dc.identifier.isbn | 978-1-4244-5639-0 | |
| dc.identifier.other | INSPEC Accession Number: 11207514 | |
| dc.identifier.uri | http://hdl.handle.net/1721.1/59451 | |
| dc.description.abstract | The scaling behavior of ultra-scaled InAs HEMTs is investigated using a 2-dimensional real-space effective mass ballistic quantum transport simulator. The simulation methodology is first benchmarked against experimental Id-Vgs data obtained from devices with gate lengths ranging from 30 to 50 nm, where a good quantitative match is obtained. It is then applied to optimize the logic performance of not-yet-fabricated 20 nm InAs HEMT. It is demonstrated that the best performance is achieved in thin InAs channel devices by reducing the insulator thickness to improve the gate control while increasing the gate work function to suppress the gate leakage. | en_US |
| dc.description.sponsorship | Semiconductor Research Corporation | en_US |
| dc.description.sponsorship | Semiconductor Research Corporation. Center for Materials, Structures and Devices | en_US |
| dc.description.sponsorship | Purdue University. Network for Computational Nanotechnology | en_US |
| dc.description.sponsorship | National Institute for Computational Sciences (U.S.) | en_US |
| dc.language.iso | en_US | |
| dc.publisher | Institute of Electrical and Electronics Engineers | en_US |
| dc.relation.isversionof | http://dx.doi.org/10.1109/IEDM.2009.5424315 | en_US |
| dc.rights | Article is made available in accordance with the publisher's policy and may be subject to US copyright law. Please refer to the publisher's site for terms of use. | en_US |
| dc.source | IEEE | en_US |
| dc.title | Performance analysis of ultra-scaled InAs HEMTs | en_US |
| dc.type | Article | en_US |
| dc.identifier.citation | Kharche, N. et al. “Performance analysis of ultra-scaled InAs HEMTs.” Electron Devices Meeting (IEDM), 2009 IEEE International. 2009. 1-4. © 2010 Institute of Electrical and Electronics Engineers. | en_US |
| dc.contributor.department | Massachusetts Institute of Technology. Microsystems Technology Laboratories | en_US |
| dc.contributor.approver | del Alamo, Jesus A. | |
| dc.contributor.mitauthor | del Alamo, Jesus A. | |
| dc.contributor.mitauthor | Kim, Dae-Hyun | |
| dc.relation.journal | 2009 IEEE International Electron Devices Meeting (IEDM) | en_US |
| dc.eprint.version | Final published version | en_US |
| dc.type.uri | http://purl.org/eprint/type/JournalArticle | en_US |
| eprint.status | http://purl.org/eprint/status/PeerReviewed | en_US |
| dspace.orderedauthors | Kharche, Neerav; Klimeck, Gerhard; Kim, Dae-Hyun; del Alamo, Jesus. A.; Luisier, Mathieu | en |
| mit.license | PUBLISHER_POLICY | en_US |
| mit.metadata.status | Complete | |
