Modeling frequency response of 65 nm CMOS RF power devices
Author(s)
Gogineni, Usha; del Alamo, Jesus A.; Putnam, Christopher; Greenberg, David
Downloaddel Alamo_Modeling frequency.pdf (223.4Kb)
OPEN_ACCESS_POLICY
Open Access Policy
Creative Commons Attribution-Noncommercial-Share Alike
Terms of use
Metadata
Show full item recordAbstract
This paper presents a model for the frequency response of 65 nm RF power CMOS devices as a function of device width. We find that the cut-off frequency (f[subscript T]) and maximum oscillation frequency (f[subscript max]) decrease with increasing device width. Small-signal equivalent circuit extractions reveal that the main reason for the degradation in f[subscript T] and f[subscript max] is the presence of non-scalable parasitic resistances in the gate and drain of wide devices. Simplified expressions for f[subscript T] and f[subscript max] that include these parasitic effects have been derived and shown to be very accurate.
Date issued
2010-11Department
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer ScienceCitation
Gogineni, Usha, et al. “Modeling frequency response of 65 nm CMOS RF power devices.”
Version: Original manuscript