Show simple item record

dc.contributor.authorPark, Matthew
dc.date.accessioned2010-12-02T22:28:16Z
dc.date.available2010-12-02T22:28:16Z
dc.date.issued2009-05
dc.date.submitted2009-02
dc.identifier.isbn978-1-4244-3458-9
dc.identifier.otherINSPEC Accession Number: 10727917
dc.identifier.urihttp://hdl.handle.net/1721.1/60071
dc.description.abstractIn this paper we demonstrate a new technique that eliminates the impact of K[subscript v] nonlinearity by preserving the integral relationship of the VCO output phase to the input signal. Leveraging the VCO output phase directly precludes the need to span the entire nonlinear K[subscript v] characteristic since small perturbations (in the range of 10s of mV) at the tuning node are sufficient to shift the VCO phase by a substantial amount. Since an open-loop VCO is sensitive to frequency offsets and drift, and easily saturates its phase detector for large input signals, some form of negative feedback is necessary. Here, a multibit DAC subtracts the previously quantized phase value from the VCO input, creating a residue that is integrated during the next clock cycle. This feedback loop not only allows large signals to drive the VCO without incurring distortion from K[subscript v] nonlinearity, but also it is a 1s,-order CT DeltaSigma ADC loop, and it therefore 1s,-order shapes quantization noise.en_US
dc.language.isoen_US
dc.publisherInstitute of Electrical and Electronics Engineersen_US
dc.relation.isversionofhttp://dx.doi.org/10.1109/ISSCC.2009.4977362en_US
dc.rightsArticle is made available in accordance with the publisher's policy and may be subject to US copyright law. Please refer to the publisher's site for terms of use.en_US
dc.sourceIEEEen_US
dc.titleA 0.13[mu]m CMOS 78dB SNDR 87mW 20MHz BW CT [Delta Sigma] ADC with VCO-based integrator and quantizeren_US
dc.title.alternativeA 0.13µm CMOS 78dB SNDR 87mW 20MHz BW CT ΔΣ ADC with VCO-based integrator and quantizeren_US
dc.typeArticleen_US
dc.identifier.citationPark, M., and M. Perrott. “A 0.13[mu]m CMOS 78dB SNDR 87mW 20MHz BW CT [DeltaSigma] ADC with VCO-based integrator and quantizer.” Solid-State Circuits Conference - Digest of Technical Papers, 2009. ISSCC 2009. IEEE International. 2009. 170-171,171a. ©2009 IEEE.en_US
dc.contributor.departmentMassachusetts Institute of Technology. Department of Electrical Engineering and Computer Science
dc.contributor.approverPerrott, Michael H.
dc.contributor.mitauthorPark, Matthew
dc.contributor.mitauthorPerrott, Michael H.
dc.contributor.mitauthorPerrott, Michael H.
dc.relation.journalIEEE International Solid-State Circuits Conference - Digest of Technical Papers, 2009. ISSCC 2009en_US
dc.eprint.versionFinal published versionen_US
dc.type.urihttp://purl.org/eprint/type/ConferencePaperen_US
dspace.orderedauthorsPark, M.; Perrott, M.en
dspace.mitauthor.errortrue
mit.licensePUBLISHER_POLICYen_US
mit.metadata.statusComplete


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record