Physical Fault Tolerance of Nanoelectronics
Author(s)
Szkopek, Thomas; Roychowdhury, Vwani P.; Antoniadis, Dimitri A.; Damoulakis, John N.
DownloadSzkopek-2011-Physical Fault Toler.pdf (331.1Kb)
PUBLISHER_POLICY
Publisher Policy
Article is made available in accordance with the publisher's policy and may be subject to US copyright law. Please refer to the publisher's site for terms of use.
Terms of use
Metadata
Show full item recordAbstract
The error rate in complementary transistor circuits is suppressed exponentially in electron number, arising from an intrinsic physical implementation of fault-tolerant error correction. Contrariwise, explicit assembly of gates into the most efficient known fault-tolerant architecture is characterized by a subexponential suppression of error rate with electron number, and incurs significant overhead in wiring and complexity. We conclude that it is more efficient to prevent logical errors with physical fault tolerance than to correct logical errors with fault-tolerant architecture.
Date issued
2011-04Department
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer ScienceJournal
Physical Review Letters
Publisher
American Physical Society
Citation
Szkopek, Thomas et al. “Physical Fault Tolerance of Nanoelectronics.” Physical Review Letters 106 (2011). © 2011 American Physical Society.
Version: Final published version
ISSN
0031-9007