Reconfigurable processor for energy-scalable computational photography
Author(s)
Rithe, Rahul; Raina, Priyanka; Ickes, Nathan J.; Chandrakasan, Anantha P.; Tenneti, Srikanth V.
DownloadComputational Photography - ISSCC 2013.pdf (9.181Mb)
OPEN_ACCESS_POLICY
Open Access Policy
Creative Commons Attribution-Noncommercial-Share Alike
Terms of use
Metadata
Show full item recordAbstract
Computational photography applications, such as lightfield photography, enable capture and synthesis of images that could not be captured with a traditional camera. Non-linear filtering techniques like bilateral filtering form a significant part of computational photography. These techniques have a wide range of applications, including High-Dynamic Range (HDR) imaging, Low-Light Enhanced (LLE) imaging, tone management and video enhancement. The high computational complexity of such multimedia processing applications necessitates fast hardware implementations to enable real-time processing. This paper describes a hardware implementation of a reconfigurable multi-application processor for computational photography.
Date issued
2013-02Department
Massachusetts Institute of Technology. Department of Electrical Engineering and Computer Science; Massachusetts Institute of Technology. Microsystems Technology LaboratoriesJournal
2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Citation
Rithe, R., P. Raina, N. Ickes, S. V. Tenneti, and A. P. Chandrakasan. “Reconfigurable Processor for Energy-Scalable Computational Photography.” 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers (February 2013).
Version: Author's final manuscript
ISBN
978-1-4673-4516-3
978-1-4673-4515-6
978-1-4673-4514-9
ISSN
0193-6530