PUF Modeling Attacks on Simulated and Silicon Data

The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters.

| As Published | http://dx.doi.org/10.1109/TIFS.2013.2279798 |
| Publisher | Institute of Electrical and Electronics Engineers (IEEE) |
| Version | Author's final manuscript |
| Accessed | Fri Dec 14 08:46:07 EST 2018 |
| Citable Link | http://hdl.handle.net/1721.1/86157 |
| Terms of Use | Creative Commons Attribution-Noncommercial-Share Alike |
| Detailed Terms | http://creativecommons.org/licenses/by-nc-sa/4.0/ |
PUF Modeling Attacks on Simulated and Silicon Data

Ulrich Rührmair, Jan Sölter, Frank Sehnke, Xiaolin Xu, Ahmed Mahmoud, Vera Stoyanova, Gideon Dror, Jürgen Schmidhuber, Wayne Burleson, Fellow, IEEE, and Srinivas Devadas, Fellow, IEEE.

Abstract—We discuss numerical modeling attacks on several proposed Strong Physical Unclonable Functions (PUFs). Given a set of challenge-response pairs (CRPs) of a Strong PUF, the goal of our attacks is to construct a computer algorithm which behaves indistinguishably from the original PUF on almost all CRPs. If successful, this algorithm can subsequently impersonate the Strong PUF, and can be cloned and distributed arbitrarily. It breaks the security of any applications that rest on the Strong PUF’s unpredictability and physical unclonability. Our method is less relevant for other PUF types such as Weak PUFs; see Section I-B for a detailed discussion of this topic.

The Strong PUFs that we could attack successfully include standard Arbiter PUFs of essentially arbitrary sizes, and XOR Arbiter PUFs, Lightweight Secure PUFs, and Feed-Forward Arbiter PUFs up to certain sizes and complexities. We also investigate the hardness of certain Ring Oscillator PUF architectures in typical Strong PUF applications. Our attacks are based upon various machine learning techniques, including a specially tailored variant of Logistic Regression and Evolution Strategies.

Our results are mostly obtained on CRPs from numerical simulations that use established digital models of the respective PUFs. For a subset of the considered PUFs — namely standard Arbiter PUFs and XOR Arbiter PUFs — we also lead proofs of concept on silicon data from both FPGAs and ASICs. Over four million silicon CRPs are used in this process. The performance on silicon CRPs is very close to simulated CRPs, confirming a conjecture from earlier versions of this work. Our findings lead to new design requirements for secure electrical Strong PUFs, and will be useful to PUF designers and attackers alike.

Index Terms—Physical Unclonable Functions, Machine Learning, Cryptanalysis, Physical Cryptography

I. INTRODUCTION

A. Motivation and Background

Electronic devices are now pervasive in our everyday life. This makes them an accessible target for adversaries, leading to a host of security and privacy issues. Classical cryptography offers several measures against these problems, but they all rest on the concept of a secret binary key: It is assumed that the devices can contain a piece of information that is, and remains, unknown to the adversary. Unfortunately, it can be difficult to uphold this requirement in practice. Physical attacks such as invasive, semi-invasive, or side-channel attacks, as well as software attacks like API-attacks and viruses, can lead to key exposure and full security breaks. The fact that the devices should be inexpensive, mobile, and cross-linked aggravates the problem.

The described situation was one motivation that led to the development of Physical Unclonable Functions (PUFs). A PUF is a (partly) disordered physical system $P$ that can be challenged with so-called external stimuli or challenges $C_i$, upon which it reacts with corresponding responses termed $R_{C_i}$. Contrary to standard digital systems, a PUF’s responses shall depend on the nanoscale structural disorder present in the PUF. This disorder cannot be cloned or reproduced exactly, not even by its original manufacturer, and is unique to each PUF. As PUF responses can be noisy, suitable error correction techniques like fuzzy extractors [13] may be applied in practice to obtain stable outputs $R_{C_i}$. Assuming successful error compensation, any PUF $P$ can be regarded as an individual function $F_P$ that maps challenges $C_i$ to (stable) responses $R_{C_i}$ (compare [41]).

Due to its complex and disordered structure, a PUF can avoid some of the shortcomings associated with digital keys. For example, it is usually harder to read out, predict, or derive its responses than to obtain the values of digital keys stored in non-volatile memory. This fact has been exploited for various PUF-based security protocols. Prominent examples include schemes for identification and authentication [34], [15], key exchange or digital rights management purposes [16].

B. Modeling Attacks and Different PUF Types

There are several subtypes of PUFs, each with its own applications and security features. Three established types, which must explicitly be distinguished in this paper, are Strong PUFs [34], [15], \(^1\) Controlled PUFs [16], and Weak PUFs [18], [20], also called Physically Obscured Keys (POKs) [14]. \(^2\) For an exact differentiation, we refer the reader to

\(^1\)Strong PUFs have sometimes also been referred to as Physical Random Functions [14].

\(^2\)We would like to stress that the term “Weak PUF” and “Strong PUF” are not to be understood in any pejorative or judgemental sense. They are not meant to indicate that one PUF-type would be superior or inferior to another. We merely follow a terminology that had originally been introduced by Guajardo, Kumar, Schrijen and Tuyls [18], and which has later been developed further by Rührmair et al. in [42], [37], [41], [38].
earlier versions of this work [41], or a recent survey article by Rührmair, Devadas and Koushanfar [38]. We stress that the attacks presented in this paper do not apply to all of these three types in the same manner, as detailed below.

In general, modeling attacks on PUFs assume that an adversary Eve has, in one way or the other, collected a subset of all CRPs of the PUF. She then tries to derive a numerical model from this data, i.e., a computer algorithm which correctly predicts the PUF’s responses to arbitrary challenges with high probability. Machine learning (ML) techniques are a natural and powerful tool for this task [14], [24], [31], [26], [45]. How the required CRPs can be collected, and how relevant our modeling attacks are in practice, very strongly depends on the considered type of PUF, however.

1) Strong PUFs: Strong PUFs are PUFs with very many possible challenges and a complex input-output relation [41], [38], [37]. They are the PUF class for which our modeling attacks have been designed originally, and to which they are best applicable. The reason is that Strong PUFs usually have no protection mechanisms that restrict Eve applying challenges or in reading out their responses [38], [37], [41]. Their responses are usually not post-processed on chip in a protected environment [34], [46], [27], [17], [23], [25]. Most electrical Strong PUFs further operate at frequencies of a few MHz [23]. Therefore even short physical access periods enable Eve to read-out and collect many CRPs. Another potential CRP source is simple protocol eavesdropping, for example on standard Strong PUF-based identification protocols, where the CRPs are sent in the clear [34]. Please note that both eavesdropping on responses as well as physical access to the PUF is part of the established, general attack model for PUFs.

Once a predictive model for a Strong PUF has been derived, the two main security features of a Strong PUF no longer hold: The PUF is no longer unpredictable for parties that are not in physical possession of the PUF; and the physical unclonability of the PUF is overcome by the fact that the digital simulation algorithm can be cloned and distributed arbitrarily. Any Strong PUF protocol which is built on these two features is then no longer secure. This includes any standard, widespread Strong PUF protocols known to the authors. 3

For example, if Eve can use her intermediate physical access in a PUF-based key exchange protocol [11], [4] to derive a predictive model of the PUF, she can later predict the key that was exchanged between the honest parties. A similar effect occurs in 1-out-of-2 oblivious transfer (OT) protocols [36], [4]: If the OT-receiver can derive a numerical model of the PUF before he physically transmits the PUF to the OT-sender, he can later break the security of the sender, and learn both transferred bits $b_0$ and $b_1$. Also in the CRP-based, standard identification protocols for Strong PUFs [33], [34], a numerical model can be used to impersonate the original PUF.

Concerning applications where the form factor of the PUF may play a role, such as smartcards, we stress that the very simple additive simulation models derived in this paper can be implemented in similar environments as the original PUFs, and with a relatively small number of gates. An active fraudster can come so close to the original form factor in a newly set-up, malicious smartcard hardware that the difference is very difficult to notice in practice.

2) Controlled PUFs: Controlled PUFs are a second PUF-type, which consists of an underlying Strong PUF with a surrounding control logic [41], [38]. The challenge-response interface of the Strong PUF is not directly accessible, but is protected by the logic. Any challenges applied to the Controlled PUF are pre-processed by the logic before they are input to the Strong PUF, and any responses of the Strong PUF are post-processed by the logic before they are being output by the Controlled PUF. Both the pre- and post-processing step can add significantly to the security of a Controlled PUF [16].

For any adversary that is restricted to non-invasive CRP measurement, Controlled PUFs successfully disable modeling attacks if the control logic uses a secure one-way hash over the outputs of the underlying Strong PUF. We note that this requires internal error correction of the Strong PUF outputs inside the Controlled PUF, since they are inherently noisy [16]. Furthermore, it introduces a new, additional presumption, namely the security of the applied one-way hash function.

Successful application of our techniques to a Controlled PUF only becomes possible if Eve can probe the internal, digital response signals of the underlying Strong PUF on their way to the control logic. Even though this is a significant assumption, probing digital signals is still easier than measuring continuous analog parameters within the underlying Strong PUF, for example determining its delay values. Note again that physical access to the PUF is part of the natural attack model on PUFs, as mentioned above. If a Controlled PUF has been modeled, the same effects for protocols resting on their unpredictability and physical unclonability apply that have been described in the last Section I-B1.

3) Weak PUFs: Weak PUFs (or POKs) are PUFs with few, fixed challenges, in the extreme case with just one challenge [41], [38]. It is usually assumed that their response(s) remain inside the PUF-carrying hardware, for example for the derivation of a secret key, and are not easily accessible for external parties. Weak PUFs are the PUF class that is the least susceptible to the presented modeling attacks.

We stress that our attacks only apply to them under relatively rare and special circumstances: namely if a Strong PUF, embedded in some hardware system and with a not publicly accessible CRP interface, is used to implement the Weak PUF. This method has been suggested in [14], [46]. Thereby only a few (of the very many possible) challenges of the Strong PUF are used for internal key derivation. Our attacks make sense in this context only in the special case that the Strong PUF challenges $C_i^*$ that are used in the key derivation process are not yet fixed in the hardware at the time of fabrication, but are selected later on. For one reason
or another, the adversary may learn about these challenges at a point in time that lies after his point of physical access to the PUF. In this case, machine learning and modeling of the Strong PUF can help the adversary to derive the key, even though the points in time where he has access to the PUF and where he learns the challenges $C_i^t$ strictly differ. In order to make our ML methods applicable in this case, one must assume that the adversary was able to collect many CRPs of the Strong PUF, for example by physically probing the internal digital response signals of the Strong PUF to randomly injected challenges, or by malware that abuses internal access to the underlying Strong PUF’s interface. We comment that the latter scenarios obviously represent very strong attack models. Under comparable circumstances also many standard Weak PUFs and other secret key based architectures break down.

In any other cases than the above, our modeling attacks will not be relevant for Weak PUFs. This means that they are not applicable to the majority of current Weak PUF implementations, including the Coating PUF [47], SRAM PUF [18], Butterfly PUF [22], and similar architectures.

We conclude by the remark that this should not lead to the impression that Weak PUFs are necessarily more secure than other PUFs. Other attack strategies can be applied to them, including invasive, side-channel and virus attacks, but they are not the topic of this paper. For example, probing the output of the SRAM cell prior to storing the value in a register can break the security of the cryptographic protocol that uses these outputs as a key. Also physical cloning strategies for certain Weak PUFs have been reported recently [19]. Finally, we comment that attacking a Controlled PUF via collecting CRPs from the underlying Strong PUF requires substantially more signal probing than breaking a Weak PUF that possesses just one challenge.

C. Related Work

This article is an extended journal version of Rührmair et al. [41] from CCS’10. Early work on PUF modeling attacks, such as [17], [24], [31], [26], described successful attacks on standard Arbiter PUFs and on Feed-Forward Arbiter PUFs with one loop. But these approaches did not generalize to Feed-Forward Arbiter PUFs with more than two loops. The XOR Arbiter PUF, Lightweight PUF, Feed-Forward Arbiter PUF with more than two Feed-Forward Loops, and Ring Oscillator PUF had not been cryptanalyzed until the first version of this work [41]. Further, no scalability analyses of the required CRPs and computation times had been performed in any earlier works. In comparison to the first version of this article [41], the main novelty is that results on a very large database of silicon CRPs from ASICs and FPGAs have been added. The new result settles an open question from the first version of this work [41], showing that our findings on numerically simulated CRPs carry over with very little performance loss to the silicon case.

Since the publication of the earlier version of this article [41], some works have addressed the problem of the ML-susceptibility of Strong PUFs. For example, Majzoobi et al. [30] describe an approach to improve the resilience of PUFs against modeling attacks in identification protocols by certain hardware and protocol measures, assuming a Controlled PUF environment. Under the assumptions that the internal digital signals can be probed, however, similar attacks apply to this construction as described in this paper (compare Section I-B). Furthermore, Yü et al. [49] have described the use of PUFs for internal key derivation in the context of machine learning. Again, this paper is besides the focus of this work, which concentrates on Strong PUFs (compare Section I-B).

D. Organization of the Paper

The paper is organized as follows. We describe the methodology of our ML experiments in Section II. In Sections III to VII, we present our ML results for various Strong PUF candidates on simulated, noise-free CRP data. These sections deal with Arbiter PUFs, XOR Arbiter PUFs, Lightweight Arbiter PUFs, Feed-Forward Arbiter PUFs and Ring Oscillator PUFs, in sequence. Section VIII deals with the effect of randomly injected noise in the simulated CRP data. Section IX carries our a very detailed proof of concept for silicon data from FPGA and ASICs. We conclude with a summary and discussion of our results in Section X.

II. METHODOLOGY SECTION

A. Employed Machine Learning Methods

We evaluated various machine techniques prior to our experiments, including Support Vector Machines (SVMs), Logistic Regression (LR), Evolution Strategies (ES), and briefly also Neural Nets and Sequence Learning. The approaches in the following two sections performed best and are applied throughout the paper.

1) Logistic Regression: Logistic Regression (LR) is a well-investigated supervised machine learning framework, which has been described, for example, in [2]. In its application to PUFs with single-bit outputs, each challenge $C = b_1 \cdots b_k$ is assigned a probability $p(C, t \mid \overrightarrow{w})$ that it generates a output $t \in \{-1,1\}$ (for technical reasons, one makes the convention that $t \in \{-1,1\}$ instead of $\{0,1\}$). The vector $\overrightarrow{w}$ thereby encodes the relevant internal parameters, for example the particular runtime delays, of the individual PUF. The probability is given by the logistic sigmoid acting on a function $f(\overrightarrow{w})$ parametrized by the vector $\overrightarrow{w}$ as $p(C, t \mid \overrightarrow{w}) = \sigma(tf) = (1 + e^{-tf})^{-1}$. Thereby $f$ determines through $f = 0$ a decision boundary of equal output probabilities. For a given training set $\mathcal{M}$ of CRPs the boundary is positioned by choosing the parameter vector $\overrightarrow{w}$ in such a way that the likelihood of observing this set is maximal, respectively the negative log-likelihood is minimal:

$$\hat{\overrightarrow{w}} = \arg \min_{\overrightarrow{w}} l(\mathcal{M}, \overrightarrow{w}) = \arg \min_{\overrightarrow{w}} \sum_{(C, t) \in \mathcal{M}} -\log \left( \sigma(tf(\overrightarrow{w}, C)) \right)$$

As there is no analytical solution to determine the optimal parameter vector $\overrightarrow{w}$, it has to be optimized iteratively, e.g., using the gradient information

$$\nabla l(\mathcal{M}, \overrightarrow{w}) = \sum_{(C, t) \in \mathcal{M}} t(\sigma(tf(\overrightarrow{w}, C)) - 1)\nabla f(\overrightarrow{w}, C)$$

From the different optimization methods which we tested in our ML experiments (standard gradient descent, iterative reweighted least squares, RProp [2] [35]), RProp gradient descent performed best. Logistic regression has the asset that the examined problems need not be (approximately) linearly separable in feature space, as is required for successful application of SVMs, but merely differentiable. As a supervised method, it makes more efficient use of the CRP information than reinforcement learning or evolutionary methods [2]. Furthermore, LR is to the knowledge of the authors the only method that can be applied directly to the model of an Arb-PUF and XOR Arb-PUF. Other methods like SVM and Neural Networks build their own intrinsic models.

In our ML experiments, we used an implementation of LR with RProp programmed in our group. The iteration is continued until we reach a point of convergence, i.e., until the averaged prediction rate of two consecutive blocks of five consecutive iterations does not increase anymore for the first time. If the reached performance after convergence on the training set is not sufficient, the process is started anew. After convergence to a good solution on the training set, the prediction error is evaluated on the test set.

2) Evolution Strategies: Evolution Strategies (ES) [1], [44] belong to an ML subfield known as population-based heuristics. They are inspired by the evolutionary adaptation of a population of individuals to certain environmental conditions. In our case, one individual in the population is given by a concrete instantiation of the runtime delays in a PUF, i.e., by a concrete instantiation of the vector \( \vec{w} \) appearing in Eqns. 1 and 2. The environmental fitness of the individual is determined by how well it (re-)produces the correct CRPs of the target PUF on a fixed training set of CRPs. ES runs through several evolutionary cycles or so-called generations. With a growing number of generations, the challenge-response behavior of the best individuals in the population better and better approximates the target PUF. ES is a randomized method that neither requires an (approximately) linearly separable problem (like Support Vector Machines), nor a differentiable model (such as LR with gradient descent); a merely parameterizable model suffices. Since all known electrical PUFs are easily parameterizable, ES is a very well-suited attack method.

We employed an in-house implementation of ES that is available from our machine learning library PyBrain [43]. The meta-parameters in all applications of ES throughout this paper are \((6,36)\)-selection and a global mutation operator with \( \tau = \frac{1}{\sqrt{n}} \). We furthermore used a technique called Lazy Evaluation (LE). LE means that not all CRPs of the training set are used to evaluate an individual’s environmental fitness; instead, only a randomly chosen subset is used for evaluation, that changes in every generation. In this paper, we always used subsets of size 2,000 CRPs.

B. Employed Computational Resources

We used three hardware systems to carry out our experiments: A stand-alone, consumer INTEL Quadcore Q9300, and a comparable consumer AMD Quadcore, both worth less than 1,000 Euros. Thirdly, a 30-node cluster of AMD Opteron Quadcres, which represents a worth of around 30,000 Euros. To ensure ease of comparison, all computation times given by us in this paper are calculated for one core of one processor of the corresponding hardware. If \( k \) cores are used in parallel, the computation times can be reduced roughly by a factor of \( 1/k \), since our ML algorithms parallelize straightforwardly.

C. PUF Descriptions and Models

1) Arbiter PUFs: Arbiter PUFs (Arb-PUFs) were first introduced in [17] [23] [46]. It has become standard to describe the functionality of Arb-PUFs via an additive linear delay model [24] [27] [26]. The overall delays of the signals are modeled as the sum of the delays in the stages. In this model, one can express the final delay difference \( \Delta \) between the upper and the lower path in a \( k \)-bit Arb-PUF as \( \Delta = \vec{w}^T \Phi \), where \( \vec{w} \) and \( \Phi \) are of dimension \( k + 1 \). The parameter vector \( \vec{w} \) encodes the delays for the subcomponents in the Arb-PUF stages, whereas the feature vector \( \Phi \) is solely a function of the applied \( k \)-bit challenge \( C \) [24] [27] [26].

The output \( t \) of an Arb-PUF is then determined by the sign of the final delay difference \( \Delta \). We make the technical convention of saying that \( t = -1 \) when the Arb-PUF output is actually 0, and \( t = 1 \) when the Arb-PUF output is 1:

\[
    t = \text{sgn}(\Delta) = \text{sgn}(\vec{w}^T \Phi). \quad (3)
\]

Eqn. 3 shows that the vector \( \vec{w} \) via \( \vec{w}^T \Phi = 0 \) determines a separating hyperplane in the space of all feature vectors \( \Phi \). Any challenges \( C \) that have their feature vector located on the one side of that plane give response \( t = -1 \), those with feature vectors on the other side \( t = 1 \). Determination of this hyperplane allows prediction of the PUF.

2) XOR Arbiter PUFs: One possibility to strengthen the resilience of arbiter architectures against machine learning, which has been suggested in [46], is to employ \( l \) individual Arb-PUFs in parallel, each with \( k \) stages (i.e., each with bitlength \( k \)). The same challenge \( C \) is applied to all of them, and their individual outputs \( t_i \) are XORed in order to produce a global response \( t_{\text{XOR}} \). We denote such an architecture as \( l \)-XOR Arb-PUF (with the 1-XOR Arbiter PUF being identical to the standard Arbiter PUF).

A formal model for XOR Arb-PUFs can be derived as follows. Making the convention \( t_i \in \{-1, 1\} \) as done earlier, it holds that \( t_{\text{XOR}} = \prod_{i=1}^{l} t_i \). This leads with equation (3) to a parametric model of an \( l \)-XOR Arb-PUF, where \( \vec{w}_i \) and \( \Phi_i \) denote the parameter and feature vector, respectively, for the \( i \)-th Arb PUF:

\[
    t_{\text{XOR}} = \prod_{i=1}^{l} \text{sgn}(\vec{w}_i^T \Phi_i) = \text{sgn}(\prod_{i=1}^{l} \vec{w}_i^T \Phi_i) \quad (4)
\]

\[
    = \text{sgn}(\prod_{i=1}^{l} \vec{w}_i^T \Phi_i) = \text{sgn}(\vec{w}_{\text{XOR}}^T \Phi_{\text{XOR}}) \quad (5)
\]

While (4) gives a non-linear decision boundary with \( l(k + 1) \) parameters, (5) defines a linear decision boundary by a separating hyperplane \( \vec{w}_{\text{XOR}} \) which is of dimension \((k + 1)^l\).
3) Lightweight Secure PUFs: Another type of PUF, which we term Lightweight Secure PUF or Lightweight PUF for short, has been introduced in [27]. At its heart are $l$ individual standard Arb-PUFs arranged in parallel, each with $k$ stages (i.e., with bitlength $k$), which produce $l$ individual outputs $r_1, \ldots, r_l$. These individual outputs are XORed to produce a multi-bit response $a_1, \ldots, a_m$ of the Lightweight PUF. Another difference to the XOR Arb-PUFs lies in the $l$ inputs $C_1, \ldots, C_l$ which are applied to the $l$ individual Arb-PUFs. Contrary to XOR Arb-PUFs, it does not hold that $C_1 = C_2 = \ldots = C_l = C$, but a more complicated input mapping that derives the individual inputs $C_i$ from the global input $C$ is applied. We refer the reader to [27] for further details.

In order to predict the whole output of the Lightweight PUF, one can apply similar models and ML techniques as in the last section to predict its single output bits $a_j$. While the probability to predict the full output of course decreases exponentially in the misclassification rate of a single bit, the stability of the full output of the Lightweight PUF also decreases exponentially in the same parameters. It therefore seems fair to attack it in the described manner; in any case, our results challenge the bit security of the Lightweight PUF.

4) Feed Forward Arbiter PUFs: Feed Forward Arbiter PUFs (FF Arb-PUFs) were introduced in [17] [23] [24] and further discussed in [26]. Some of their multiplexers are not switched in dependence of an external challenge bit, but as a function of the delay differences accumulated in earlier parts of the circuit. Additional arbiter components evaluate these delay differences, and their output bit is fed into said multiplexers or stages.

The described dependency makes natural architecture models of FF Arb-PUFs no longer differentiable. Consequently, FF Arb-PUFs cannot be attacked generically with ML methods that require linearly separable or differentiable models (like SVMs or LR), even though such models can be found in special cases, for example for small numbers of non-overlapping loops.

The number of loops as well as the starting and end point of the FF-loops are variable design parameters, and a host of different architectures for an FF Arb-PUF with a moderate or even large number of loops are possible. We conducted first experiments with equally distributed loops that do not overlap (this is the original design suggested in [23]), finding that it was relatively simple to learn. The architecture we eventually investigated in this paper was more resilient to modeling. It consists of loops that are distributed at equal distances over the structure, and which just overlap each other: If the starting point of loop $m$ lies in between stages $n$ and $n+1$, then the previous loop $m-1$ has its end point in the immediately following stage $n+1$. This seemed a natural and straightforward architectural choice; future experiments will have to determine whether this is indeed the optimal (i.e., most secure) architecture.

5) Ring Oscillator PUFs: Ring Oscillator PUFs (RO-PUFs) were discussed in [46], though oscillating loops were proposed in the original silicon PUF paper [15]. While [46] describes the use of Ring Oscillator PUFs in the context of Controlled PUFs and limited-count authentication, it is worth analyzing them as candidate Strong PUFs. A RO-PUF consists of $k$ identically designed ring oscillators, each of which has its own, unique frequency caused by manufacturing variations. The input of a RO-PUF consists of a tuple $(i,j)$, which selects two of the $k$ oscillators. Their frequencies are compared, and the output of the RO-PUF is “0” if the former oscillates faster than the latter, and “1” else. A ring oscillator can be modeled in a straightforward fashion by a tuple of frequencies $(f_1, \ldots, f_k)$. Its output on input $(i,j)$ is “0” if $f_i > f_j$, and “1” else.

D. Numeric CRP Generation, Prediction Error, and Number of CRPs

Given a PUF-architecture that should be examined, the challenge-response pairs (CRPs) that we used in our ML experiments were generated in the following fashion: (i) The delay values for this PUF architecture were chosen pseudo-randomly according to a standard normal distribution. We sometimes refer to this as choosing a certain PUF instance in the paper. (ii) If a response of this PUF instance to a given challenge is needed, the above delays of the two electrical signal paths are simply added up and compared. This methodology follows the well-established linear additive delay model for PUFs [9], [24], [23], [17], [31], [26]. In case of the RO PUF, the frequencies $f_i$ were simply chosen at random according to a normal distribution.

We use the following definitions throughout the paper: The prediction error $\epsilon$ is the ratio of incorrect responses of the trained ML algorithm when evaluated on the test set. For all applications of LR, the test set each time consisted of 10,000 randomly chosen CRPs. For all applications of ES (i.e., for the Feed-Forward Arbiter PUF), the test set each time consisted of 8,000 randomly chosen CRPs. The prediction rate is $1 - \epsilon$.

$N_{CRP}$ (or simply “CRPs”) denotes the number of CRPs employed by the attacker in his respective attack, for example in order to achieve a certain prediction rate. This nomenclature holds throughout the whole paper. Nevertheless, one subtle difference should be made explicit: In all applications of LR (i.e., in Sections III to V), $N_{CRP}$ is equal to the size of the training set of the ML algorithm, as one would usually expect. In the applications of ES (i.e., in Section VI), however, the situation is more involved. The attacker needs a test set himself in order to determine which of his many random runs was the best. The value $N_{CRP}$ given in the tables and formulas of Section VI hence reflects the sum of the sizes of the training set and the test set employed by the attacker.

E. FPGA CRP Collection

To obtain CRP data from FPGAs, ten independent instances of Arb-PUFs have been implemented on Spartan-6 FPGAs. The Arb-PUFs were composed of 64 pairs of multiplexers (MUXs) and a D flip-flop based arbiter, and were implemented in Verilog. In order to balance FPGA routing asymmetries, which would otherwise dominate the effect of manufacturing variations, a lookup table (LUT) based Programmable Delay
Line (PDL) has been implemented, as suggested by Majzoobi et al. [28], [29].

We collected 200,000 CRPs from each of our ten FPGA Arb-PUFs instances, resulting in two million CRPs altogether. For each CRP, majority voting over five repetitive measurements of the response to the same challenge was performed in order to determine the final response. For example, if the five measurements resulted in three “0”s and two “1”s, the final response was set to “0”. The challenges were generated by a 64-bit pseudo-random number generator (PRNG), which was based on a maximal-length linear feedback shift register (LFSR). The chosen LFSR polynomial generated the maximal-length sequence according to the formula

\[ F = 1 + X^1 + X^3 + X^4 + X^{64} \] (6)

where \( X^n \) denotes the corresponding 1-bit output from the \( n \)th register. This PRNG is cryptographically weak, but it suffices for our purpose of CRP collection, and operates simply and quickly.

F. ASIC CRP Collection

To collect CRPs from ASICs, we built Arb-PUF circuits with 45nm SOI CMOS ASICs. Our Arb-PUF circuits are composed of 64 delay elements and an arbiter circuit element. Each delay element consists of two multiplexers with their inputs connected, leading to 64 pairs of MUXs altogether. The challenge vectors are the select inputs to the MUX pairs, which determine the paths taken by the top and bottom signal, respectively. This leads to 64-bit challenges in our implementation. A SR-latch is used as the arbiter to determine which signal arrived first.

The challenges that we applied to our ASIC Arb-PUFs were generated pseudo-randomly by the same LFSR as in the FPGA case (see Section II-E). To minimize the number of signal IOs on the ASIC PUF test chips, this LFSR was implemented on chip. The LFSR circuit is provided with a “SET” signal and a fixed initial seed, so that it can be reset to a known state when necessary.

40 unpackaged chips of 45nm SOI CMOS technology were taped out for post-silicon measurement. Each chip has two symmetrically placed Arb-PUFs, resulting in 80 PUF instances, 10 of which were used for data collection. To capture the CRPs, we set up a post-silicon validation lab. A microscope station is utilized to mount a 2-pin DC probe and an 8-pin AC probe on the die. Tektronix AFG3252 and Agilent 8251A systems were used to generate “CLK”, “SET” and other signals. A PicoScope 5000 with 1GS/s sampling rate is used to capture the response bits. In order to minimize measurement errors, the majority response value of five repetitive measurements was selected as the representative, just as in the case of FPGAs. We captured 200,000 CRPs from each of the ten used PUF instances, resulting in a total of two million CRPs collected from ASICs.

G. PUF Noise and Our Evaluation Methodology

In practice, PUFs may be noisy; but the CRP simulation models used in this paper originally do not incorporate noise. We therefore investigate the ML hardness of the considered Strong PUFs in three different manners.

(1): First, we evaluate the purely “logic” security of PUF designs. Noise-free CRPs from simulations by the additive linear delay model are used in this process. The resulting ML rates indicate the intrinsic security of the considered design.

This security measure has several advantages: Firstly, it is relatively simple to obtain, but still very accurate (see, e.g., Table XI). Secondly, it is independent of any specific PUF implementation and its noise level, as well as of any particular numeric error correction mechanism. Recall that both might change for any new implementation, applications or protocols. Furthermore, the evaluated “logic” security represents an upper limit on a PUF’s ML-resilience, at the least in any applications where perfect error correction or fuzzy extractors are utilized to obtain stable responses, such as PUF-based key exchange [11], [4] and oblivious transfer [36], [4] protocols. Finally, the above approach allows a close evaluation of the behavior of the prediction error as a function of the used number of CRPs, the running times of the ML algorithms, the PUF input sizes, and other architectural PUF parameters. Comparably detailed ML experiments on silicon CRPs would require a practically infeasible implementation effort.

One natural side effect of this method is that the obtained prediction errors for the “logic” security of the PUF can lie beyond the stability of a given silicon implementation. This may seem paradoxical at first glance, but is a natural side effect of our approach.

(2): Secondly, we evaluate the performance of ML algorithms on artificially noisy data of the PUF. We do so in a proof of concept for a selected number of architectures and ML methods (see Section VIII). Thereby random noise is injected into the digitally simulated CRP data by inverting a certain percentage of all (single-bit) PUF outputs. The outputs to be flipped are chosen uniformly at random.

This approach gives a general indication of the error-tolerance of the ML algorithms. The uniform choice of flipped responses is no optimal noise model from a circuit perspective. But the approach realistically describes situations in which the attacker is limited to eavesdropping a noisy channel for collecting his PUF-CRPs. This situation practically occurs in PUF protocol eavesdropping, or if malware transfers PUF CRPs to the adversary. It also accurately models situations where noisy and error-prone digital probing is used to collect the PUF-CRPs (compare Section I-B).

In order to stay close to this attack model, the prediction error is evaluated on a set of noise-free CRPs. This allows us to better isolate and quantify the effect that noise has on the prediction quality. Similar to above, this has the natural consequence that the achieved prediction error can be smaller than the injected noise level.

(3): Finally, we evaluate the feasibility of our attacks on real, silicon systems, again in selected proof of concept experiments (see Section IX). We assume that the adversary has got physical access to the Strong PUF and its public CRP interface, as it is common in the established PUF attack model. He can thus repeat CRP measurements at will in order to gain output stability, or put the PUF to chosen ambient conditions.
that ensure particular reliability.

We carried out our proof of concept attacks on Arbiter PUFs and XOR Arbiter PUFs, both on FPGAs and ASICs CRPs, keeping the PUF at the same room temperature and using majority voting over several measurements (compare Sections II-E and II-F). Again, this allowed us to derive extremely accurate models, whose prediction rate (for these fixed ambient conditions) is better than the general stability of the PUF over the entire temperature range of its potential use. The occurrence of this phenomenon in real silicon systems finally confirms its non-paradoxical nature.

The results we obtained throughout this paper in steps (1), (2) and (3) are very close to each other. Among other things, our work therefore establishes the high suitability of the “logic” hardness of a PUF as a measure for the PUF’s general security, at the least for our considered class of delay-based PUFs.

Closely related to the above discussion is the question when a modeling attack on a PUF should be called successful in practice. Given our above discussion, the following criteria appear suggestive: If the security of a concrete PUF implementation is considered as in step (3), the attack should be called successful if the achieved prediction rate is better than the stability of this PUF within the temperature, voltage and aging variations envisaged during its use. Dependent on the exact attack model, the CRPs for the attack thereby may be measured under ambient conditions controlled by the adversary. For example, measures such as repeated measurements and majority voting may be allowed to stabilize the output.

If the security of an abstract PUF design is evaluated, as in steps (1) and (2), the attack can be called successful if it significantly exceeds the realistic stability levels of currently existing implementations, even though this criterion is somewhat vague. Another abstract criterion, which is sufficient but not necessary, is the growth rate: If the prediction error is related linearly or low-degree polynomially to the PUF’s challenge length, its architectural parameters and the number of CRPs used in the ML experiment, an abstract PUF design should no longer be called secure.

III. ARBITER PUFs

We now start the results part of the paper by presenting our findings for standard Arbiter PUFs on simulated, noise-free data.

A. Machine Learning Results

To determine the separating hyperplane \( \mathbf{w}^T \Phi = 0 \), we applied SVMs, LR and ES. LR achieved the best results, which are shown in Table 1. We chose three different prediction rates as targets: 95% is roughly the environmental stability of a 64-bit Arbiter PUF when exposed to a temperature variation of 45°C and voltage variation of ±2% \(^4\). The values 99% and 99.9%, respectively, represent benchmarks for optimized ML results. All figures in Table I were obtained by averaging over 5 different training sets. Accuracies were estimated using test sets of 10,000 CRPs.

B. Scalability

We also executed scalability experiments with LR, which are displayed in Figure 1 and Figure 2. They show that the relevant parameters – the required number of CRPs in the training set and the computational complexity, i.e., the number of basic operations – grow linearly or low-degree polynomially in the misclassification rate \( \epsilon \) and the length \( k \) of the Arb PUF. Theoretical considerations (dimension of the feature space, Vapnik-Chervonenkis dimension [3]) suggest that the minimal number of CRPs \( N_{CRP} \) that is necessary to model a \( k \)-stage arbiter with a misclassification rate of \( \epsilon \) should obey the relation

\[
N_{CRP} = O \left( \frac{k}{\epsilon} \right). \tag{7}
\]

This was confirmed by our experimental results.

In practical PUF applications, it is essential to know the concrete number of CRPs that may become known before the PUF-security breaks down. Assuming an approximate linear functional dependency \( y = ax + c \) in the double logarithmic plot of Figure 1 with a slope of \( a = -1 \), we obtained the following empirical formula (8). It gives the approximate number of CRPs \( N_{CRP} \) that is required to learn a \( k \)-stage arbiter PUF with error rate \( \epsilon \):

\[
N_{CRP} \approx 0.5 \cdot \frac{k + 1}{\epsilon}. \tag{8}
\]

\( ^4\)The exact figures reported in [24] are: 4.57% CRP variation for a temperature variation of 45°C, and 2.16% for a voltage variation of ±2%.

<table>
<thead>
<tr>
<th>Method</th>
<th>Bit Length</th>
<th>Prediction Rate</th>
<th>CRPs</th>
<th>Training Time</th>
</tr>
</thead>
<tbody>
<tr>
<td>LR</td>
<td>64</td>
<td>95%</td>
<td>640</td>
<td>0.01 sec</td>
</tr>
<tr>
<td></td>
<td></td>
<td>99%</td>
<td>2,555</td>
<td>0.13 sec</td>
</tr>
<tr>
<td></td>
<td></td>
<td>99.9%</td>
<td>18,050</td>
<td>0.60 sec</td>
</tr>
<tr>
<td>LR</td>
<td>128</td>
<td>95%</td>
<td>1,350</td>
<td>0.06 sec</td>
</tr>
<tr>
<td></td>
<td></td>
<td>99%</td>
<td>5,570</td>
<td>0.51 sec</td>
</tr>
<tr>
<td></td>
<td></td>
<td>99.9%</td>
<td>39,200</td>
<td>2.10 sec</td>
</tr>
</tbody>
</table>

**TABLE I**

LR on Arbiter PUFs with 64 and 128 stages (i.e., with bitlength 64 and 128), for noise-free, simulated CRPs.

![Fig. 1. Double logarithmic plot of misclassification rate \( \epsilon \) on the ratio of training CRPs \( N_{CRP} \) and \( \text{dim}(\Phi) = k + 1 \).](image-url)
Our experiments also showed that the training time of the ML algorithms, measured in terms of the number of basic operations \( N_{BOP} \), grows slowly. It is determined by the following two factors: (i) The evaluation of the current model’s likelihood (Eqn. 1) and its gradient (Eqn. 2), and (ii) the number of iterations of the optimization procedure before convergence occurs (see section II-A1). The former is a sum over a function of the feature vectors \( \Phi \) for all \( N_{CRP} \), and therefore has complexity \( O(k \cdot N_{CRP}) \). On the basis of the data shown in Figure 2, we may further estimate that the numbers of iterations increases proportional to the logarithm of the number of CRPs \( N_{CRP} \). Together, this yields an overall complexity of
\[
N_{BOP} = O\left(\frac{k^2 \cdot \log k}{\epsilon}\right). \tag{9}\]

### IV. XOR Arbiter PUFs

We continue by examining XOR Arbiter PUFs on simulated, noise-free CRPs.

#### A. Machine Learning Results

In the application of SVMs and ES to XOR Arb-PUFs, we were able to break small instances, for example XOR Arb-PUFs with 2 or 3 XORs and 64 stages. LR significantly outperformed the other two methods. The key observation is that instead of determining the linear decision boundary (Eqn. 5), one can also specify the non-linear boundary (Eqn. 4). This is done by setting the LR decision boundary \( f = \prod_{i=1}^{k+1} \vec{w}^T_i \Phi_i \). The results are displayed in Table II.

#### B. Scalability

Figures 3 and 4 display the results of our scaling experiments with LR. Again, the smallest number of CRPs in the training set \( N_{CRP} \) needed to achieve predictions with a misclassification rate \( \epsilon \) scales linearly with the number of parameters of the problem (the product of the number of stages \( k \) and the number of XORed Arb-PUFs \( l \)):
\[
N_{CRP} \sim \frac{(k+1) \cdot l}{\epsilon}, \tag{10}\]

But, in contrast to standard Arb-PUFs, optimizing the non-linear decision boundary (4) on the training set now is a non-convex problem, so that the LR algorithm is not guaranteed to find (an attractor of) the global optimum in its first trial. It needs to be iteratively restarted \( N_{trial} \) times. \( N_{trial} \) thereby can be expected to not only depend on \( k \) and \( l \), but also on the size \( N_{CRP} \) of the employed training set.

As is argued in greater detail in [45], the success rate \( (= 1/N_{trial}) \) of finding (an attractor of) the global optimum is determined by the ratio of dimensions of gradient information \( (\propto N_{CRP} \text{ as the gradient is a linear combination of the feature vector}) \) and the dimension \( d_{\Phi} \) in which the problem is linear separable. The dimension \( d_{\Phi} \) is the number of independent dimensions of \( \vec{\Phi}_{XOR} = \bigotimes_{i=1}^{k+1} \vec{\Phi}_i = \bigotimes_{i=1}^{k+1} (\Phi_i^1, \ldots, \Phi_i^k, 1)^T \).

As the tensor product of several vectors consists of all possible products between their vector components, the independent dimensions are given by the number of different products of the form \( \Phi_i^{j_1} \cdot \Phi_j^{j_2} \cdots \Phi_i^{j_l} \) for \( i_1, i_2, \ldots, i_l \in \{1, 2, \ldots, k+1\} \) (where we say that \( \vec{\Phi}_{XOR}^k \equiv 1 \) for all \( i = 1, \ldots, l \)). For XOR Arb-PUFs, we furthermore know that the same challenge is applied to all \( l \) internal Arbiter PUFs, which tells us that \( \Phi_j^i = \Phi_j^i = \Phi^i \) for all \( j, j' \in \{1, \ldots, N_{CRP}\} \) and \( i = 1, \ldots, k+1 \). Since a repetition of one component does not affect the product regardless of its value (recall that \( \Phi^r \cdot \Phi^r = +1 \cdot +1 = 1 \)), the number of the above products can be obtained by counting the unRepeated components. The number of different products of the above form is therefore given as the number of \( l \)-tuples without repetition, plus the number of \((l-2)\)-tuples without...

---

**Table II**

<table>
<thead>
<tr>
<th>Method</th>
<th>Bit Length</th>
<th>Pred. Rate</th>
<th>No. of XORs</th>
<th>CRPs ((\times 10^4))</th>
<th>Training Time</th>
</tr>
</thead>
<tbody>
<tr>
<td>LR</td>
<td>64</td>
<td>99%</td>
<td>4</td>
<td>12</td>
<td>3:42 min</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>5</td>
<td>80</td>
<td>2:08 hrs</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>6</td>
<td>200</td>
<td>31:01 hrs</td>
</tr>
<tr>
<td>LR</td>
<td>128</td>
<td>99%</td>
<td>4</td>
<td>24</td>
<td>2:52 hrs</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>5</td>
<td>500</td>
<td>16:36 hrs</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>6</td>
<td>—</td>
<td>—</td>
</tr>
</tbody>
</table>

**Fig. 2.** No. of iterations of the LR algorithm until “convergence” occurs (see section II), plotted in dependence of the training set size \( N_{CRP} \).

**Fig. 3.** Double logarithmic plot of misclassification rate \( \epsilon \) on the ratio of training CRPs \( N_{CRP} \) and problem size \( \text{dim}(\Phi) = (k+1) \cdot l \).
success rate

A. Machine Learning Results

In order to test the influence of the specific input mapping of the Lightweight PUF on its machine-learnability (see Sec. II-C), we examined architectures with the following parameters: variable $l$, $m = 1$, $x = l$, and arbitrary $s$. We focused on LR right from the start, since this method was best in class for XOR Arb-PUFs, and obtained the results shown in Table III. The specific design of the LW PUF leads to significantly increased training times and CRP requirements. Still, we were able to predict single output bits for LW PUFs with up to 5 XORs with probabilities of 99%, both for bit lengths 64 and 128 bits.

B. Scalability

Some theoretical consideration [45] shows the underlying ML problem for the Lightweight PUF and the XOR Arb PUF are similar with respect to the required CRPs, but differ quantitatively in the resulting runtimes. The asymptotic formula on $N_{CRP}$ given for the XOR Arb PUF (Eqn. 10) analogously also holds for the Lightweight PUF. But due to the influence of the special challenge mapping of the Lightweight PUF, the number $N_{trial}$ has a growth rate that is different from Eqn. 12. It seems to lie between $O\left(\frac{\binom{k+1}{l}}{N_{CRP} \cdot l!}\right)$ and the related expression $O\left(\frac{\binom{k+1}{l}}{N_{CRP}}\right)$ [45]. While these two formulas differ by factor of $l!$, we note that in our case $k \gg l$, and that $l$ is comparatively small for stability reasons. Again, all these considerations on $N_{CRP}$ and $N_{trial}$ hold for the prediction of single output bits of the Lightweight PUF.

These points were at least qualitatively confirmed by our scalability experiments. We observed agreement with the above discussion in that with the same ratio $CRPs/d_{\Phi}$ the LR algorithm will have a longer runtime for the Lightweight PUF than for the XOR Arb-PUF. For example, while with a training set size of 12,000 for the 64-bit 4-XOR Arb-PUF on average about 5 trials were sufficient, for the corresponding Lightweight PUF 100 trials were necessary.

VI. FEED FORWARD ARBITER PUFS

We consider the case of FF Arb-PUFs on simulated, noise-free CRPs in this section.

A. Machine Learning Results

Recall from Section II-C4 that FF Arb-PUFs with $k$-bit challenges $C = b_1 \cdots b_k$ (i.e., with bitlength $k$) and $l$ loops have $s = k + l$ multiplexers or stages. We experimented with SVMs and LR on these PUFs, using different models and input representations, but could only break special cases with small numbers of non-overlapping FF loops, such as $l = 1, 2$. This is in agreement with earlier results reported in [26].

The application of ES finally allowed us to tackle much more complex FF-architectures with up to 8 FF-loops. In the architectures examined by us, all loops have equal length, and are distributed regularly over the PUF, with overlapping start- and endpoints of successive loops, as described in Section II-C. Table IV shows the results we obtained. The given prediction rates are the best of 40 trials on one randomly chosen PUF-instance of the respective length. The given CRP numbers are
TABLE IV

<table>
<thead>
<tr>
<th>Bit Length</th>
<th>FF-loops</th>
<th>Pred. Rate</th>
<th>CRPs</th>
<th>Training Time</th>
</tr>
</thead>
<tbody>
<tr>
<td>64</td>
<td>6</td>
<td>97.72%</td>
<td>50,000</td>
<td>07:51 min</td>
</tr>
<tr>
<td>7</td>
<td>99.38%</td>
<td></td>
<td>50,000</td>
<td>47:07 min</td>
</tr>
<tr>
<td>8</td>
<td>99.50%</td>
<td></td>
<td>50,000</td>
<td>47:07 min</td>
</tr>
<tr>
<td>9</td>
<td>98.86%</td>
<td></td>
<td>50,000</td>
<td>47:07 min</td>
</tr>
<tr>
<td>10</td>
<td>97.86%</td>
<td></td>
<td>50,000</td>
<td>47:07 min</td>
</tr>
<tr>
<td>128</td>
<td>6</td>
<td>99.11%</td>
<td>50,000</td>
<td>3:15 hrs</td>
</tr>
<tr>
<td>7</td>
<td>97.43%</td>
<td></td>
<td>50,000</td>
<td>3:15 hrs</td>
</tr>
<tr>
<td>8</td>
<td>98.97%</td>
<td></td>
<td>50,000</td>
<td>3:15 hrs</td>
</tr>
<tr>
<td>9</td>
<td>98.78%</td>
<td></td>
<td>50,000</td>
<td>3:15 hrs</td>
</tr>
<tr>
<td>10</td>
<td>97.31%</td>
<td></td>
<td>50,000</td>
<td>3:15 hrs</td>
</tr>
</tbody>
</table>

TABLE IV

ES ON FEED-FORWARD ARBITER PUFs for noise-free, simulated CRPs. Prediction rates are for the best of a total of 40 trials on a single, randomly chosen PUF instance. Training times are for a single trial. We applied Lazy Evaluation with 2,000 CRPs.

B. Scalability

We started by empirically investigating the CRP growth as a function of the number of challenge bits, examining architectures of varying bitlength that all have 6 FF-loops. The loops are distributed as described in Section II-C. The corresponding results are shown in Figure 5. Every data point corresponds to the averaged prediction error of 10 trials on the same, random PUF-instance.

Secondly, we investigated the CRP requirements as a function of a growing number of FF-loops, examining architectures with 64 bits. The corresponding results are depicted in Figure 6. Again, each data point shows the averaged prediction error of 10 trials on the same, random PUF instance.

In contrast to the Sections IV-B and V-B, it is now much more difficult to derive reliable scalability formulas from this data. The reasons are threefold. First, the structure of ES provides less theoretical footing for formal derivations. Second, the random nature of ES produces a very large variance in the data points, making also clean empirical derivations more difficult. Third, we observed an interesting effect when comparing the performance of ES vs. SVM/LR on the Arb PUF: While the supervised ML methods SVM and LR showed a linear relationship between the prediction error $\epsilon$ and the required CRPs even for very small $\epsilon$, ES proved more CRP hungry in these extreme regions for $\epsilon$, clearly showing a superlinear growth. The same effect can be expected for FF architectures, meaning that one consistent formula for extreme values of $\epsilon$ may be difficult to obtain.

It still seems somewhat suggestive from the data points in Figures. 5 and 6 to conclude that the growth in CRPs is about linear, and that the computation time grows polynomially. For the reasons given above, however, we would like to remain conservative, and present the upcoming empirical formulas only in the status of a conjecture.

The data gathered in our experiments is best explained by assuming a qualitative relation of the form

$$N_{CRP} = O(s/\epsilon^c)$$  \(14\)

for some constant $0 < c < 1$, where $s$ is the number of stages in the PUF. Concrete estimation from our data points leads to an approximate formula of the form

$$N_{CRP} \approx \frac{s + 1}{\epsilon^{3/4}}.$$  \(15\)

The computation time required by ES is determined by the following factors: (i) The computation of the vector product $\hat{w}T\hat{\Phi}$, which grows linearly with $s$. (ii) The evolution applied to this product, which is negligible compared to the other steps. (iii) The number of iterations or “generations” in ES until a small misclassification rate is achieved. We conjecture that this grows linearly with the number of multiplexers $s$. (iv) The number of CRPs that are used to evaluate the individuals per iteration. If Eqn. 15 is valid, then $N_{CRP}$ is on the order of $O(s/\epsilon^c)$. Assuming the correctness of the conjectures made in this derivation, this would lead to a polynomial growth of the
computation time in terms of the relevant parameters $k$, $l$ and $s$. It could then be conjectured that the number of basic computational operations $N_{BOP}$ obeys

$$N_{BOP} = O\left(s^3 / \epsilon^c\right)$$

(16)

for some constant $0 < c < 1$.

### VII. Ring Oscillator PUFs

Ring Oscillator PUFs (RO PUFs) to some extent constitute an exception within this paper. They are a relatively versatile PUF structure, and have been suggested for uses in various contexts and also under different specific designs. The majority of these suggestions applies them the context of Weak PUFs or Controlled PUFs, i.e., in applications where their CRP interface is not publicly accessible for external parties. One typical example would be their use within pseudo-random digital number generators which employ the RO-responses as a secret seed. We stress once more that our modeling attacks apply in such application contexts either not at all, or only under very rare and restricted circumstances; compare again our discussion in Section I-B.

Still, in order to complete our picture on delay-based PUFs, it seems worthwhile to clarify the security of the RO PUF if it is used as Strong PUF, i.e., if its CRP interface can be accessed without restrictions, or if its CRP are sent in the clear in protocols and can be eavesdropped. The specific type of ring oscillator PUF we analyse is taken from [46]: It employs $k$ ring oscillators overall. Two of them are selected by a challenge, and their frequencies are compared in order to produce a single output bit. This structure leads to $k(k-1)/2$ possible challenges.

There are several strategies to attack this particular type of RO-PUF if it is used as a Strong PUF. A first, straightforward attempt would be a simple collection or read out of all its (quadratically many) $k(k-1)/2$ CRPs.

A more interesting case is if Eve can choose the CRPs adaptively. This case occurs if the CRP interface is public and she has physical access to it. She can then improve her attack, employing a standard sorting algorithm to obtain the RO-PUF’s frequencies $(f_1, \ldots, f_k)$ in ascending order. This strategy subsequently allows her to predict the outputs without knowing the exact frequencies $f_i$ themselves. The time and CRP complexities of the respective sorting algorithms are well known [32]; for example, there are several algorithms with average- and even worst-case CRP complexity of $N_{CRP} = O(k \cdot \log k)$. Their running times are also low-degree polynomial.

### VIII. Results on Error-Inflicted CRPs

Having examined the performance of ML algorithms on simulated, noise-free CRPs over the last sections, we now investigate the effect of noise and errors in the CRPs. For various noise levels, we choose a fraction of all CRPs uniformly at random, and flip their single-bit responses. We then run the ML algorithm on the noise-inflicted data, and evaluate its performance on a noise-free training set. This allows us to precisely pinpoint the effect of the erroneous CRPs. For a further discussion on our methodology, please see Section II-G. Our findings were that our ML algorithms are very robust with respect to the examined error levels. This again confirms the relevance and validity of the purely “logic” ML hardness as a measure for PUF security; compare again our discussion in Section II-G.

#### A. LR on XOR Arbiter PUFs with Error-Inflicted CRPs

We started by investigating LR on XOR Arbiter PUFs. The results are displayed in Tables VI and VII for various noise levels. They show that LR can cope very well with errors, provided that around three to four times more CRPs are used. The required convergence times on error inflicted training sets did not change substantially compared to error free training sets of the same sizes.
B. ES on Feed-Forward Arbiter PUFs with Error-Inflicted CRPs

In the same manner as above, we investigated the performance of ES on FF Arb PUFs when it is run with error-inflicted CRPs. The results are shown in Table VIII and Figure 8. ES possesses an extremely high tolerance against the inflicted errors; its performance is hardly changed at all.

IX. RESULTS ON SILICON CRPs

So far, all of our results were achieved on numerically simulated CRPs. In any simulations of the Arbiter PUF variants, the additive linear delay model has been used (see Section II-C). Based on earlier experiments with silicon implementations [24], [9], it had been conjectured in the first version of this work that this model is accurate enough that our attacks transfer well to the silicon case [41].

We are now able to conduct a detailed validation of this conjecture, both for ASIC and FPGA implementations, in this section. The two architectures we chose to investigate were Arbiter PUFs and XOR Arbiter PUFs. They are the two most relevant designs in our context: For RO PUFs, the analytical model, which simply assigns one frequency to each oscillator, is very close to reality. FF Arb PUFs and and Lightweight PUFs are also delay-based, therefore it can be assumed that our results on (XOR) Arb PUFs transfer well to their case. In our analysis, we used overall more than four million silicon CRPs from FPGAs and ASICs (see Sections II-F and II-E).

For standard Arbiter PUFs, the CRP-stability of the used FPGA systems (again under majority voting) was at 95.13% under an artificially injected ±5% voltage variation. For ASICs, this number was 96.82%. These figures also give us an indication of the projected stability of the two systems under varying temperature and aging, even though we did not execute detailed studies on the latter two. Interestingly, our obtained ML prediction rates exceeded these noise levels. The reason is that we assumed realistically in our measurements that an attacker with physical access could collect the CRPs at one single, relatively stable temperature level, and could apply majority voting to stabilize the responses (compare Section II-G).

Overall, the findings detailed in the next subsections confirm that there is little performance loss of our method for silicon CRPs. This establishes the good applicability of the linear additive delay model in any future security analyses of delay-based PUFs, and again confirms our paradigm that the performance on noise-free, simulated CRPs is a very good indicator for a delay-based PUF’s security. It turned out in this context that FPGA-CRPs were slightly harder to learn than the ASIC data. Two conceivable causes could be the slightly higher noise levels of FPGAs (see above), and the insertion of PDLs (Programmable Delay Lines) on FPGAs, which makes the MUX structures more complicated.

A. Results on Silicon Arbiter PUFs

As described in detail in Sections II-E and II-F, we used ten PUF-instances on FPGAs and ten on ASICs, and collected 200,000 CRPs of each of them, applying majority voting on five responses for each challenge. Table IX gives the results of

<table>
<thead>
<tr>
<th>CRPs (×10^3)</th>
<th>Percentage of error-inflicted CRPs</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0%</td>
</tr>
<tr>
<td>50</td>
<td>Best Pr.</td>
</tr>
<tr>
<td></td>
<td>Ave. Pr.</td>
</tr>
<tr>
<td></td>
<td>Suc. Tr.</td>
</tr>
</tbody>
</table>

TABLE VIII

ES on 64-bit, 6 FF Arb PUFs with different levels of noise in the training set and noise-free test sets. We show the best and average prediction rates from over 40 independent trials on a single, randomly chosen PUF instance, and the percentage of successful trials that converged to 90% or better.
Table IX
LR on Arb PUFs of bitlength 64 for FPGA and ASIC data, collected under stable temperature and majority voting.

<table>
<thead>
<tr>
<th>ML Method</th>
<th>CRP Source</th>
<th>Prediction Rate</th>
<th>CRPs</th>
<th>Training Time</th>
</tr>
</thead>
<tbody>
<tr>
<td>LR</td>
<td>FPGA</td>
<td>&gt; 95%</td>
<td>650</td>
<td>0.12 sec</td>
</tr>
<tr>
<td></td>
<td></td>
<td>&gt; 99%</td>
<td>6500</td>
<td>0.83 sec</td>
</tr>
<tr>
<td></td>
<td>ASIC</td>
<td>&gt; 95%</td>
<td>650</td>
<td>0.11 sec</td>
</tr>
<tr>
<td></td>
<td></td>
<td>&gt; 99%</td>
<td>6500</td>
<td>0.76 sec</td>
</tr>
</tbody>
</table>

Interestingly, this effect concerns FPGAs and ASICs in exactly the same fashion. Among other things, this confirms that Majzoobi et al.’s method of balancing the routing asymmetries of FPGAs via look-up tables [28], [29] works very well (see Section II-E).

The second aspect we investigated is the scaling of the overall runtime of our algorithm. It is given in Figure 10. Our results can be seen as confirmation that the basic relationship given in Section IV-B still holds, and that the runtime scales as

\[ N_{\text{BOP}} = O \left( \frac{k^2}{\epsilon} \cdot \log \frac{k}{\epsilon} \right). \] (19)

Still, some differences between the silicon and simulated CRPs regarding are observable; noise and deviations from the perfect linear additive delay model have a stronger effect in the XOR case than in the case of single Arb-PUFs, and increase the training times.

Figure 9 depicts the results of our scaling experiments on the required number of CRPs for FPGA and ASIC data. The figure shows that the linear relation of Section III-B between the number of CRPs and the prediction rate holds very well for a prediction error of above 1%; a strongly increasing amount of CRP data is required for such low rates. Anyway, in practice a prediction error of 1% or below is already sufficient to break the system; compare the stability levels mentioned above.

1) Scalability: Similar to Section III-B, we conducted scaling experiments on FPGA and ASIC data. We investigated the relationship between the number of CRPs and prediction rates, as well as the overall running time of our algorithm.

Figure 9 depicts the results of our scaling experiments on the required number of CRPs for FPGA and ASIC data. The figure shows that the linear relation of Section III-B between the number of CRPs and the prediction rate holds very well for a prediction error of above 1%. In this regime, it is described by exactly the same formula as in Section III-B:

\[ N_{\text{CRP}} \approx \frac{k + 1}{\epsilon}. \] (18)

Below around 1%, a saturation effect occurs, however. Reducing the prediction error further is still possible, but increasingly requires more than a linear number of CRPs. In this regime, the limits of the additive linear delay model begin to show. Possible measurement errors and instabilities contribute to this phenomenon, too.

B. Results on Silicon XOR Arbiter PUFs

We also investigated the case of XOR Arbiter PUFs for FPGA and ASIC data. Our results are summarized in Table X. Again, they are relatively close to our earlier findings of Section IV-A. However, the small deviations from the linear additive delay model now certainly have a stronger effect, since we consider the XOR of several single Arbiter PUFs. We were not able to learn 6-XOR Arb PUFs anymore with the collected amount of data. Extrapolating from our previous experience, we believe that about 700,000 CRPs would be necessary to this end.

1) Scalability: We also conducted detailed scalability experiments, following the methodology of Section IV-B. The required number of CRPs vs. the achieved prediction error is shown in Figure 11. It shows that for XOR Arb PUFs, the saturation effect is similar to single Arbiter PUFs. The only difference is that it already starts at slightly lower prediction rates, and slowly increases with the number of XORs. Still, the saturation is so mild that also prediction errors below 1%

10E1 10E2 10E3
CRPs/(k+1)
10E-3
10E-2
10E-1
y=0.5/x
LR on FPGA/ASIC ARBITER PUFS
ASIC
FPGA

Fig. 10. Necessary trials for LR on FPGA and ASIC Arbiter PUFs.
Furthermore, each trial again has the approximate complexity from two sources: (i) Pseudo-random numeric simulations of various machine learning techniques to challenge-response sets (CRPs) of PUF designs against modeling attacks. To that end, we applied a machine learning algorithm to over 1%, the basic relationship appears to hold well, as discussed already in Section IV-B.

In terms of computation times, our findings are summarized in Figure 12. It corresponds to Figure 4 in Section IV-B, which used simulated CRPs. Again, our results at least qualitatively confirm the scaling behavior we earlier observed on simulated data. Also for FPGA and ASIC data, the expected number of restarts $N_{\text{trial}}$ to obtain a valid decision boundary on the training set (that is, a parameter set $\vec{w}$ that separates the training set), is given approximately by

$$N_{\text{trial}} = O \left( \frac{d_\Phi}{N_{\text{CRP}}} \right) = O \left( \frac{(k+1)^{l}}{N_{\text{CRP}} \cdot l!} \right).$$

Furthermore, each trial again has the approximate complexity

$$T_{\text{trial}} = O \left( (k+1) \cdot l \cdot N_{\text{CRP}} \right).$$

TABLE X

<table>
<thead>
<tr>
<th>ML Method</th>
<th>CRP Source</th>
<th>Pred. Rate</th>
<th>No. of XORs</th>
<th>CRPs ($\times 10^4$)</th>
<th>Training Time</th>
</tr>
</thead>
<tbody>
<tr>
<td>LR</td>
<td>FPGA</td>
<td>&gt; 99%</td>
<td>3</td>
<td>19.5</td>
<td>51.3 sec</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>4</td>
<td>39</td>
<td>139 sec</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>5</td>
<td>78</td>
<td>39 min</td>
</tr>
<tr>
<td>LR</td>
<td>ASIC</td>
<td>&gt; 99%</td>
<td>3</td>
<td>19.5</td>
<td>26 sec</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>4</td>
<td>39</td>
<td>63.5 sec</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>5</td>
<td>78</td>
<td>18:09 min</td>
</tr>
</tbody>
</table>

Fig. 11. Performance of LR on XOR Arbiter PUFs for FPGA and ASIC data (collected under stable temperature and majority voting). Training times are averaged over different PUF-instances.

We found that all examined Strong PUF candidates under a certain size and architectural complexity could be machine learned with prediction rates above 99%. These rates sometimes are above the practical silicon stability of the examined PUFs. As explained in detail Section II-G, this is not paradoxical, but a natural consequence of our evaluation methodology. For example, in silicon attacks an adversary can put the PUFs to stable ambient conditions and apply majority voting to get extremely stable CRP sets.

The attacks required a number of CRPs that grows only linearly or log-linearly in the internal parameters of the PUFs, such as their number of stages, XORs, feed-forward loops, or ring oscillators. Apart from XOR Arbiter PUFs and Lightweight PUFs (whose training times grew quasi-exponentially in their number of XORs for large bitlengths $k$ and small to medium number of XORs $l$), the training times of the applied machine learning algorithms are low-degree polynomial, too.

We also executed a very detailed proof of concept for silicon CRPs for the two most well-studied and commercially most relevant [9], [10] electrical Strong PUF designs, Arbiter PUFs and XOR Arbiter PUFs. In this process, more than four million CRPs collected from ASICs and FPGAs were used. The similarity of our results on simulated and silicon data settles a conjecture that had been posed in earlier versions of this work [41]. It shows that the linear delay model is close

**X. Summary**

**A. Summary**

We investigated the resilience of several electrical Strong PUF designs against modeling attacks. To that end, we applied various machine learning techniques to challenge-response sets from two sources: (i) Pseudo-random numeric simulations which used an additive delay model, with and without artificially injected errors; and (ii) Silicon CRP data from FPGAs and ASICs. The examined Strong PUFs included standard Arbiter PUFs, XOR Arbiter PUFs, Lightweight Secure PUFs, and Feed-Forward Arbiter PUFs. We also investigated the hardness of certain Ring Oscillator (RO) PUF architectures [46] if used in typical Strong PUF scenarios, i.e., under the presumption that their CRP-interface is publicly accessible. If nothing else, this gives us an indication for how many runs these PUFs can be used securely within (limited count) identification protocols à la Pappu et al. [33], [34]. Some of our main results are summarized in Table XI.
to practice, and establishes its use in future security analyses of any Arbiter PUF variants.

Our findings prohibit the use of the modeled architectures up to a certain size and complexity in typical Strong PUF protocols whose security rests on the unpredictability or physical unclonability of the Strong PUF, and where the adversary can collect many CRPs via access to the Strong PUF’s interface or by eavesdropping protocols. Under the assumption that digital signals can be probed, our results also affect the applicability of the examined Strong PUFs as building blocks in Controlled PUFs, again up to a certain size and complexity. The security of Weak PUFs is not strongly affected by our methods. As discussed in detail in Section I-B, our attacks apply to this PUF type only under the rare circumstance that a Strong PUF is employed inside a hardware system as the Weak PUF, using only few of the many possible challenges of this Strong PUF. Most typical Weak PUFs, such as the SRAM PUF [18], Butterfly PUF [22] or Coating PUF [47], remain unaffected by our attacks.

B. Discussion

Two straightforward, but biased interpretations of our results would be the following: (i) All Strong PUFs are insecure. (ii) The long-term security of electrical Strong PUFs can be restored trivially, for example by increasing the PUF’s size. Both views are simplistic, and the truth is more involved.

Starting with (i), our current attacks are indeed sufficient to break several delay-based PUF implementations. But there are a number of ways how PUF designers can fight back in future designs. First, increasing the bitlength $k$ in an XOR Arbiter PUF or Lightweight Secure PUF with $l$ XORs increases the effort of the presented attacks methods as a polynomial function of $k$ with exponent $l$ (in approximation for large $k$ and small or medium $l$). At the same time, it does not worsen the PUF’s stability [9]. For now, one could therefore disable attacks through choosing a strongly increased value of $k$ and a value of $l$ that corresponds to the stability limit of such a construction. For example, an XOR Arbiter PUF with 8 XORs and bitlength of 512 is implementable by standard fabrication processes [9], but is currently beyond the reach of our attacks. Similar considerations hold for Lightweight PUFs of these sizes. Secondly, new design elements may raise the attacker’s complexity further, for example adding nonlinearity (such as AND and OR gates that correspond to MAX and MIN operators [24]). Combinations of Feed-Forward and XOR architectures could be hard to machine learn too, partly because they seem susceptible only to different and mutually-exclusive ML techniques.

Moving away from delay-based PUFs, the exploitation of the dynamic characteristics of current and voltage seems promising, for example in analog circuits [7]. Also special PUFs with a very high information content (so-called SHIC PUFs [39], [40], [21]) could be an option, but only in such applications where their slow read-out speed and their comparatively large area consumption are no too strong drawbacks. Their promise is that they are naturally immune against modeling attacks, since all of their CRPs are information-theoretically independent. Finally, optical Strong PUFs, for example systems based on light scattering and interference phenomena [34], show strong potential in creating high input-output complexity.

Regarding view (ii), PUFs are different from classical cryptoschemes like RSA in the sense that increasing their size often likewise decreases their input-output stability. For example, raising the number of XORs in an XOR Arbiter PUF and Lightweight PUF has an exponentially strong effect both on the attacker’s complexity and on the instability of the PUF. We are yet unable to find parameters that increase the attacker’s effort exponentially while affecting the PUF’s stability merely polynomially. Nevertheless, one practically viable possibility is to increase the bitlength of XOR Arbiter PUFs and Lightweight PUFs, as discussed above. Future work will have to show whether the described large polynomial growth of the latter method can persist in the long term, or whether its high degree can be diminished by further analysis.

C. Future Work

The upcoming years will presumably witness strong competition between codemakers and codebreakers in the area of Strong PUFs. Similar to the design of classical cryptoprimitives, for example stream ciphers, this process can be expected to converge at some point to solutions that are resilient against the known attacks. Some first attempts into this direction have already been made in [49], [30], [5], [6], but we did not analyze their viability in detail in this work.
For PUF designers, it may be interesting to investigate some of the concepts that we mentioned above. For PUF breakers, a worthwhile starting point is to improve the attacks presented in this paper through optimized implementations and new ML methods. A performance comparison between our results and earlier approaches that used SVMs and comparable techniques [24], [31], illustrates the strong effect of the choice of the right ML-algorithm (see Section I-C). Another, qualitatively new path is to combine modeling attacks with information obtained from direct physical PUF measurements or from side channels. For example, applying the same challenge multiple times gives an indication of the noise level of a response bit. It enables conclusions about the absolute value of the final runtime difference in the PUF. Such side channel information can conceivably improve the success and convergence rates of ML methods, though we have not exploited this in this paper.

ACKNOWLEDGEMENTS

This work was partially supported by the Physical Cryptography Project of the Technische Universität München, the Semiconductor Research Corporation under Task 1836.074, and the US NSF under grants CNS 0923313 and 0964641.

REFERENCES


