Models and Data Structures for Digital Logic Simulation

Abstract

A digital logic simulation system is proposed for design verification. Logic to be simulated is specified with a high level register transfer design language, and the simulation system operates on-line on a large time-shared computer. The problem of selecting adequate circuit and signal models for this purpose is considered. models are proposed with sufficient timing detail to allow the simulation system to detect timing errors which currently are found by manual checking or prototype.